

Figure 1 Schematic representation of different delay variables